free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引NB3V60113G

    NB3V60113G

    購買收藏
    ?1.8 V Programmable OmniClock Generator with Single Ended (LVCMOS) and Differential (LVDS/HCSL) Outputs

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB3V60113G, which is a member of the OmniClock family, is a one?time programmable (OTP), low power PLL?based clock generator that supports any output frequency from 8 kHz to 200 MHz. The device accepts fundamental mode parallel resonant crystal or a single ended (LVCMOS) reference clock as input. It generates either three single ended (LVCMOS) outputs, or one single ended output and one differential (LVDS/HCSL) output. The output signals can be modulated using the spread spectrum feature of the PLL (programmable spread spectrum type, deviation and rate) for applications demanding low electromagnetic interference (EMI). Using the PLL bypass mode, it is possible to get a copy of the input clock on any or all of the outputs. The device can be powered down using the Power Down pin (PD#). It is possible to program the internal input crystal load capacitance and the output drive current provided by the device. The device also has automatic gain control (crystal power limiting) circuitry which avoids the device overdriving the external crystal.
    • Member of the OmniClock Family of Programmable Clock Generators
    • Operating Power Supply: 1.8 V ± 0.1 V
    • I/O Standards ? Inputs: LVCMOS, Fundamental Mode Crystal ? Outputs: LVCMOS ?Outputs: LVDS and HCSL
    • 3 Programmable Single Ended (LVCMOS) Outputs from 8 kHz to 200 MHz
    • 1 Programmable Differential Clock Output up to 200 MHz
    • Input Frequency Range ? Crystal: 3 MHz to 50 MHz ? Reference Clock: 3 MHz to 200 MHz
    • Configurable Spread Spectrum Frequency Modulation Parameters (Type, Deviation, Rate)
    • Programmable Internal Crystal Load Capacitors
    • Programmable Output Drive Current for Single Ended Outputs
    • Power Saving mode through Power Down Pin
    • Programmable PLL Bypass Mode
    • Programmable Output Inversion
    • Temperature Range ?40°C to 85°C
    • Packaged in 8?Pin WDFN
    • These are Pb?Free Devices

    在線購買

    型號制造商描述購買
    NB3V60113G00MTR2GONNB3V60113G 屬于 OmniClock 系列,是一款可一次性編程 (OTP)、低功耗、基于 PLL 的時鐘產(chǎn)生器,支持從 8 kHz 到 200 MHz 的任何輸出頻率。該器件接受基礎(chǔ)模式并行諧振晶體或單端 (LVCMOS) 參比時鐘作為輸入。它生成三個單端 (LVCMOS) 輸出,或一個單端輸出和一個差分 (LVDS/HCSL) 輸出。這些輸出信號可使用 PLL(可編程擴展頻譜類型,偏差和速率)的擴頻功能進(jìn)行調(diào)制,用于要求低電磁干擾 (EMI) 的應(yīng)用。使用 PLL 旁通模式,可以獲取任何或所有輸出上輸入時鐘的副本。該器件可使用電源關(guān)斷引腳 (PD#) 關(guān)閉電源??梢詫ζ骷峁┑膬?nèi)部輸入晶體負(fù)載電容和輸出驅(qū)動電流進(jìn)行編程。該器件還具有自動增益控制(晶體功率限制)電路,可避免該器件過度驅(qū)動外部晶體。 立即購買

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    WDFN8 2x2, 0.5PPDF59 點擊下載
    1.8V Programmable OmniClock Generator with Single-Ended (LVCMOS) and Differential (LVDS/HCSL) OutputsPDF262 點擊下載
    NB3V60113G IBIS ModelUNKNOW43 點擊下載
    OmniClock – 一次性可編程時鐘產(chǎn)生器UNKNOW136 點擊下載
    可編程的OmniClock產(chǎn)生器用于圖像傳感器 UNKNOW135 點擊下載
    NB3X6X1XXG8DFNEVK Bill of Materials ROHS CompliantPDF107 點擊下載
    NB3X6X1XXG8DFNEVK SchematicPDF1381 點擊下載
    NB3x6x1xxG8DFN OmniClock Evaluation Kit ManualPDF1267 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCP1236NCP81080NCP1622NCP1855
    NCV8450ANC7SP08NCV7349NCV8460A
    NCS2563NCP1052NLSX4014NJL0302D
    NCS199A2NDS355ANNLSV1T244NCP705
    NUF4402MNNLSV4T3144NUF4001MUNCP1308
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照