free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引MC10EP57

    MC10EP57

    購買收藏
    1 Differential, ECL, 3.3 V / 5.0 V

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can also be used as a differential 2:1 multiplexer with SEL0 input selecting between D0 and D1. The fully differential architecture of the EP57 makes it ideal for use in low skew applications such as clock distribution.
    The SEL1 is the most significant select line. The binary number applied to the select inputs will select the same numbered data input (i.e., 00 selects D0).
    Multiple V
    outputs are provided. The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 uF capacitor and limit current sourcing or sinking to 0.5mA. When not used, V
    should be left open.
    The 100 Series contains temperature compensation.
    • 375 ps Typical Propagation Delays
    • Maximum Frequency > 2 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output will default LOW with inputs open or at V
    • V
    • Outputs
    • Useful as Either 4:1 or 2:1 Multiplexer
    • These are Pb-Free Devices

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC10EP57MNGONDifferential Digital Multiplexer 1 x 4:1 20-QFN (4x4) 立即購買
    MC10EP57DTR2GONIC DIFF DIG MULTPL 1X4:1 20TSSOP 立即購買
    MC10EP57DTGONDifferential Digital Multiplexer 1 x 4:1 20-TSSOP 立即購買

    技術(shù)資料

    標題類型大?。↘B)下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MC100LVEL91MICRF114MC10EL16MC33079
    MCP2210MIC3232MC33172MC100EP105
    MMBFJ211MCP3201MIC4827MCP87055
    MC100LVEL34MIC281MC74VHCT259AMOC3012M
    MC33060Amax232cseMC100H680MIC706
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照