free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時(shí),該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
    首頁(yè)產(chǎn)品索引MC100LVELT23

    MC100LVELT23

    購(gòu)買收藏
    ?Translator, Dual Differential LVPECL to LVTTL

    制造商:ON

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    The MC100LVELT23 is a dual differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the dual gate design of the LVELT23 makes it ideal for applications which require the translation of a clock and a data signal.
    The LVELT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external V
    reference, the LVELT23 does not require both ECL standard versions. The LVPECL inputs are differential; there is no specified difference between the differential input 10H and 100K standards. Therefore, the MC100LVELT23 can accept any standard differential LVPECL input referenced from a V
    of 3.3V.
    • 2.0ns Typical Propagation Delay
    • Maximum Frequency > 180 MHz
    • Differential LVPECL Inputs
    • PECL Mode Operating Range: V
    • = 3.0 V to 3.8 V with GND= 0 V
    • 24 mA LVTTL Outputs
    • Flow Through Pinouts
    • Internal Pulldown Resistors
    • Q Output will default LOW with inputs open or at GND
    • ESD Protection: >1.5 KV HBM, >100 V MM
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
    • Transistor Count = 91 devices
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購(gòu)買

    型號(hào)制造商描述購(gòu)買
    MC100LVELT23MNRGON 立即購(gòu)買
    MC100LVELT23DTRGON 立即購(gòu)買
    MC100LVELT23DR2GON 立即購(gòu)買
    MC100LVELT23DGON 立即購(gòu)買
    MC100LVELT23DTGON 立即購(gòu)買

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Interfacing Between LVDS and ECLPDF121 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MIC3230MIC44F20MC100LVEL11MC14556B
    MCT5211MMCT6M27000I115mpu6050
    MIC384MJD243MC10E104MCT61
    MC100EPT622MBR10100MCP4802MJW3281A
    MD1716MIC2291MCP3424MC100EP35
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照