尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務,即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務費,感謝您的關(guān)注與支持!
CDCE937-Q1
具有 2.5V 或 3.3V LVCMOS 輸出的汽車類可編程 3-PLL VCXO 時鐘合成器
制造商:TI
產(chǎn)品信息
描述 The CDCE937-Q1 and CDCEL937-Q1 devices are modular, phase-locked loop (PLL) based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx937-Q1 for their own specifications. The CDCEx937-Q1 generates up to seven output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS as these platforms are evolving into smaller and more cost effective systems. Furthermore, each output can be programmed in-system for any clock frequency up to 230 MHz through the integrated, configurable PLL. The PLL also supports spread-spectrum clocking (SSC) with programmable down and center spread. This provides better electromagnetic interference (EMI) performance to enable customers to pass industry standards such as CISPR-25. Customization of frequency programming and SSC are accessed using three user-defined control pins. This eliminates the additional interface requirement to control the clock. Specific power-up and power-down sequences can also be defined to the userΩs needs.特性Qualified for Automotive Applications AEC-Q100 Qualified With the Following Results: Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature RangeDevice HBM ESD Classification Level 2 Device CDM ESD Classification Level C4B In-System Programmability and EEPROM Serial Programmable Volatile RegisterNonvolatile EEPROM to Store Customer Setting Flexible Input Clocking Concept External Crystal: 8 MHz to 32 MHzOn-Chip VCXO: Pull Range ±150 ppmSingle-Ended LVCMOS up to 160 MHz Free Selectable Output Frequency up to 230??MHz Low-Noise PLL Core Integrated PLL Loop Filter ComponentsLow Period Jitter (Typical 60 ps) Separate Output Supply Pins CDCE937-Q1: 3.3 V and 2.5 V CDCEL937-Q1: 1.8 V Flexible Clock Driver Three User-Definable Control Inputs [S0/S1/S2]; for Example: SSC Selection, Frequency Switching, Output Enable or Power DownGenerates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth?, WLAN, Ethernet?, and GPSGenerates Common Clock Frequencies Used With TI-DaVinci?, OMAP?, DSPsProgrammable SSC ModulationEnables 0-PPM Clock Generation 1.8-V Device Power Supply Wide Temperature Range –40°C to 125°C Packaged in TSSOP Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock?)APPLICATIONSClusters Head Units Navigation Systems Advanced Driver Assistance Systems (ADAS)All other trademarks are the property of their respective owners.
電路圖、引腳圖和封裝圖
在線購買
型號 | 制造商 | 描述 | 購買 |
---|
CDCE937QPWRQ1 | TI | CDCE937-Q1 具有 2.5V 或 3.3V LVCMOS 輸出的汽車類可編程 3-PLL VCXO 時鐘合成器 |
立即購買
|
技術(shù)資料
2024-05-24
2023-01-07
英威騰攜兩大利器亮相CDCE國際數(shù)據(jù)中心展會11月15日,2023CDCE國際數(shù)據(jù)中心及云計算產(chǎn)業(yè)展覽會-CDCE國際數(shù)據(jù)中心及云計算展覽會”,在上海新國際博覽中心盛大開幕,英威騰電源&網(wǎng)能攜“微模塊數(shù)據(jù)中心能源解決方案”和“智慧儲能溫控
2023-11-16
2023-11-11
2023-11-09
2023-01-07
2023-01-07
小米集團2022年Q1研發(fā)投入35億元,同比增長16.0%小米集團發(fā)布2022年Q1業(yè)績,本季度,在全球宏觀經(jīng)濟擾動下,我們穩(wěn)步推進集團戰(zhàn)略,積極投入未來,2022年Q1研發(fā)投入35億元,同比增長16.0%。我們積累了豐碩的知識產(chǎn)權(quán)成果,全球?qū)@跈?quán)數(shù)超過2.6萬件,全球?qū)@暾垟?shù)超5.3萬件。
2022-05-21