free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時(shí),該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引ADP5003

    ADP5003

    購買收藏
    Low Noise μPMU 3 A Buck Regulator with 3 A LDO

    制造商:ADI/AD

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    優(yōu)勢(shì)和特點(diǎn)

      Highly efficient low noise DC power supply system

      High efficiency buck for first stage conversion

      High PSRR, low noise LDO to remove switching ripple

      Adaptive LDO headroom control option for optimal efficiency and PSRR across full load range

      3 A Low-Noise Buck Regulator

      Wide Input Voltage Range: 4.2 V to 15 V

      Programmable Output Voltage Range: 0.6 V to 5 V

      < 40 uVrms Output Noise (Independent of output voltage)

      300 kHz to 2.5 MHz Internal clock with external sync up to

      26 MHz (factory programmable divider)

      3 A Low-Noise NFET LDO (Active Filter)

      Wide Input Voltage Range: 0.65 V to 5 V

      Fixed/Programmable Output Voltage Range: 0.6 V to 3.3 V

      Differential Point of Load Remote-Sensing

      < 10 uVrms Output Noise (independent of output voltage)

      PSRR > 50 dB (to 100 kHz) with 300 mV headroom at 3 A

      Ultra-Fast Transient Response

      Power Good Output

      Precision Enable Inputs for both the Buck Regulator and LDO

      ?40 °C to +125 °C junction temperature

      32-lead 5 mm x 5 mm LFCSP Package

    產(chǎn)品詳情

    ADP5003 integrates a high voltage buck regulator and an ultralow noise low dropout (LDO) regulator in a small 5mm x 5mm LFCSP 32 lead package to provide highly efficient and quiet regulated supplies.

    The buck regulator is optimized to operate at high output currents up to 3 A. The LDO is capable of a maximum output current of 3 A and is designed to operate efficiently with low headroom voltage while maintaining high power supplyrejection for frequencies as high as 1MHz.

    ADP5003 can be configured to operate in one of two modes. The adaptive mode allows the LDO to operate with a set headroom by adjusting the buck output voltage internally. Alternatively ADP5003 can operate in an independent modewhere both regulators operate separately from each other and where the output voltages are programmed using resistor dividers.

    The LDO output voltage can be accurately controlled at the point of load (POL) using the remote sense which compensates for PCB trace impedance while delivering high output currents.

    Each regulator is activated via a dedicated precision enable input. The buck switching frequency can be synchronized to an external signal, or programmed with an external resistor.

    Safety features in the ADP5003 include thermal shutdown (TSD) and input undervoltage lockout (UVLO). The ADP5003 is rated for a ?40°C to +125°C junction temperature range.

    Applications

      Low noise power for High Speed ADC and DAC designs

      Powering RF Agile Transceiver and Clocking ICs

    電路圖、引腳圖和封裝圖

    在線購買

    型號(hào)制造商描述購買
    ADP5003ACPZ-R7-- 立即購買

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    ADUM3153ADP7157ADUM1401AD8009
    AMIS-30600AD7862ADUM2210ADG779
    ADS7887AD5373AD9558ADL5542
    ADV611-ADV612AD22293ZADCMP380AD5767
    ADUM3123AD5675ADG3308ATTINY13A-PU
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照