尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
TLC2554
12 位 400KSPS ADC,4 通道 具有斷電功能的串行
制造商:TI
產(chǎn)品信息
描述The TLC2558 and TLC2554 are a family of high-performance, 12-bit low power, 1.6 us, CMOS analog-to-digital converters (ADC) which operate from a single 5 V power supply. These devices have three digital inputs and a 3-state output [chip select (CS\), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame. In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART\, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLC2558 and TLC2554 are designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/auto power down modes and programmable conversion speeds. The converter uses the external SCLK as the source of the conversion clock to achieve higher (up to 1.6 us when a 20 MHz SCLK is used) conversion speed. There is a 4-V internal reference available. An optional external reference can also be used to achieve maximum flexibility.特性Maximum Throughput 400 KSPS Built-In Reference and 8× FIFO Differential/Integral Nonlinearity Error:±1 LSB Signal-to-Noise and Distortion Ratio: 69 dB,fi = 12 kHz Spurious Free Dynamic Range: 75 dB, fi = 12 kHz SPI/DSP-Compatible Serial Interfaces With SCLK up to 20 MHz Single Supply 5 Vdc Analog Input Range 0 V to Supply Voltage With 500 kHz BW Hardware Controlled and Programmable Sampling Period Low Operating Current (4 mA at 5.5 V External Ref, 6 mA at 5.5 V, Internal Ref) Power Down: Software/Hardware Power-Down Mode (1 uA Max, Ext Ref), Auto Power-Down Mode (1 uA, Ext Ref) Programmable Auto-Channel Sweep
2025-07-14
2024-04-08
2020-03-30
2019-12-30
關(guān)于TLC的定義以及TLC閃存顆粒的缺點(diǎn)詳解 TLC是一種閃存顆粒的存儲單元,它的英文是TLC = Trinary-Level Cell,即3bit/cell。在TLC發(fā)明之前,固態(tài)硬盤大部分采用SLC和MLC,即Single-Level Cell單層單元和Multi-Level Cell多層單元。早在去年三星840evo固態(tài)硬盤就采用了TLC芯片,后來被發(fā)...
2018-06-28
手機(jī)存儲同樣有SLC、MLC、TLC之分?當(dāng)然,現(xiàn)在大家已經(jīng)無需擔(dān)心手機(jī)TLC閃存的問題。從iphone8年代開始,手機(jī)已經(jīng)全面使用TLC顆粒。大量手機(jī)廠商都證明了,當(dāng)TLC方案成熟之后,使用TLC閃存并不會影響手機(jī)的正常使用,反而
2019-12-06
2017-11-23
2017-12-19