free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時(shí),該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引NB7VQ58M

    NB7VQ58M

    購(gòu)買收藏
    1 Differential, 1.8 V / 2.5 V / 3.3 V, with CML Outputs and Selectable Input Equalizer

    制造商:ON

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    The NB7VQ58M is a high performance differential 2-to-1 Clock or Data multiplexer with a selectable Equalizer receiver. When placed in series with a Clock /Data path operating up to 7GHz or 10.7Gb/s, respectively, the NB7VQ58M inputs will compensate the degraded signal transmitted across an FR4 PCB backplane or cable interconnect. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables. The EQualizer ENable pin (EQEN) allows the INn/INnb inputs to either flow through or bypass the Equalizer section. Control of the Equalizer function is realized by setting EQEN; When EQEN is set Low, the INn / INnb inputs bypass the Equalizer. When EQEN is set High, the INn / INnb inputs flow through the Equalizer. The default state at start-up is LOW. As such, the NB7VQ58M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB7VQ58M to accept various logic level standards, such as LVPECL, CML or LVDS. The NB7VQ58M produces minimal Clock or Data jitter operating up to 7GHz or 10.7Gb/s, respectively. The 16mA differential CML outputs provide matching internal 50-ohm terminations and 400mV output swings when externally terminated with a 50-ohm resistor to VCC. The NB7VQ58M is offered in a low profile 3mm x3 mm 16-pin QFN package and is a member of the GigaComm family of high performance Clock / Data products.
    • Maximum Input Data Rate > 10.7Gb/s
    • Data Dependent Jitter
    • Maximum Input Clock Frequency > 7 GHz
    • Random Clock Jitter
    • 150 ps Typical Propagation Delay
    • 30ps Typical Rise and Fall Times
    • Differential CML Outputs, 400mV peak-to-peak, typical
    • Internal 50-ohm Input Termination Resistors
    • QFN-16 Package, 3mm x 3mm
    • -40C to +85C Ambient Operating Temperature

    在線購(gòu)買

    型號(hào)制造商描述購(gòu)買
    NB7VQ58MMNGON 立即購(gòu)買
    NB7VQ58MMNHTBGONIC CLK MULTIPLEXR 2:1 7GHZ 16QFN 立即購(gòu)買
    NB7VQ58MMNTXGONIC CLK MULTIPLEXR 2:1 7GHZ 16QFN 立即購(gòu)買

    技術(shù)資料

    標(biāo)題類型大小(KB)下載
    Clock / Data Multiplexer / Translator, 1.8 V / 2.5 V / 3.3 V Differential 2:1, with CML Outputs and Selectable Input EqualizerPDF1276 點(diǎn)擊下載
    QFN16, 3x3, 0.5PPDF55 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NLSX4401NOM02A4-AR03GNCV8460ANB3N3002
    NB3N108KNCV3843BNTMFD5C672NLNB3N4666C
    NCP1379NB4N7132NVMFS5A140PLZNCP391
    NB3L202KNBXHBA017NCV7351NB3V60113G
    NCT75NCP1650NCS2325NCV2903
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照