free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時(shí)，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺(tái)
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引NB3L853141

    NB3L853141

    購買收藏
    ?1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB3L853141 is a low skew 1:5 LVPECL Clock fanout buffer designed explicitly for low output skew applications. The NB3L853141 features a multiplexed input which can be driven by either a differential or single-ended input to allow for the distribution of a lower speed clock along with the high speed system clock. The SEL pin will select the differential clock inputs, CLK0 & CLK0, when LOW (or left open and pulled LOW by the internal pull-down resistor). When SEL is HIGH, the single-ended CLK1 input is selected. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.
    • CLK0 and CLK0 can Accept Differential LVPECL, LVDS, HCSL,
    • LVHSTL, SSTL, LVCMOS
    • CLK1 can Accept LVCMOS and LVTTL
    • 700 MHz Maximum Clock Output Frequency
    • Five Differential LVPECL Clock Outputs
    • 30 ps Max. Skew Between Outputs
    • 1.5 ns Maximum Propagation Delay
    • Operating Range: VCC = 2.375 V to 3.8 V
    • Synchronous Clock Enable
    • 40C to +85C Ambient Operating Temperature Range

    在線購買

    型號制造商描述購買
    NB3L853141DTGONICCLKBUFFER2:5700MHZ20TSSOP 立即購買
    NB3L853141DTR2GON 立即購買

    技術(shù)資料

    標(biāo)題類型大小（KB）下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載
    Thermal Analysis and Reliability of WIRE BONDED ECLPDF119 點(diǎn)擊下載
    Clock Generation and Clock and Data Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    2.5V/3.3V 1:5 LVPECL Fanout BufferPDF107 點(diǎn)擊下載
    NB3L853141 IBIS ModelUNKNOW140 點(diǎn)擊下載
    TSSOP-20 WBPDF38 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCP337NC7ST08NSI45030AZNCS20034
    NCP1247NCN5110NCS2564NCP1234
    NC7SP04NCS2202NSI50150ADNCT203
    NUF4310NC7NZ14NVMFS5A140PLZNUF6010
    NCP5006NV25080NCV7681NC7SV05
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照