free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時(shí)，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺(tái)
注冊(cè)新人禮包
我的訂單
聯(lián)系客服
    首頁(yè)產(chǎn)品索引MC100EP17

    MC100EP17

    購(gòu)買收藏
    ?Quad Differential Driver / Receiver

    制造商：ON

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    The MC10/100EP17 is a 4-bit differential line receiver based on the EP16 device. The >3.0 GHz maximum frequency provided by the high frequency outputs makes the device ideal for buffering of very high speed oscillators.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications.
    Inputs of unused gates can be left open and will not affect the operation of the rest of the device. All V
    and V
    pins must be externally connected to power supply to guarantee proper operation.
    The 100 Series contains temperature compensation.
    • 220 ps Typical Propagation Delay
    • Maximum Frequency >3.0 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output Will Default LOW with Inputs Open or at V
    • V
    • Output

    電路圖、引腳圖和封裝圖

    在線購(gòu)買

    型號(hào)制造商描述購(gòu)買
    MC100EP17DWGONIC RCVR/DRV ECL QUAD DIFF 20SOIC 立即購(gòu)買
    MC100EP17DTGON 立即購(gòu)買

    技術(shù)資料

    標(biāo)題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Interfacing Between LVDS and ECLPDF121 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MIC809MCP39F521MIC3231MCP2561FD
    MC10EP51MC14572UBMCP9843MMBZ5226B
    MCP47FVB21MCP9502MCP4706MD0101
    MCP3911MM74HC595MIC4427MC100EPT26
    MBR1045MFSMICRF302MRF39RAMSC1211Y5
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照