free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質服務，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務費，感謝您的關注與支持！
電子產業(yè)一站式服務平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產品索引MC100EP140

    MC100EP140

    購買收藏
    ?Phase-Frequency Detector, 3.3 V, ECL

    制造商：ON

    中文數(shù)據手冊

    產品信息

    The MC100EP140 is a three state phase frequency-detector intended for phase-locked loop applications which require a minimum amount of phase and frequency difference at lock. Since the part is designed with fully differential gates, the noise is reduced throughout the circuit, especially at high speeds. The basic operation of a Phase/Frequency Detector (PFD) is to "compare" an incoming signal (feedback) to a set reference signal. When the Reference (R) and Feedback (FB) inputs are unequal in frequency and/or phase, the differential UP (U) and DOWN (D) outputs will provide pulse streams which when subtracted and integrated provide an error voltage for control of a VCO.
    The device is packaged in a small outline, surface mount 8-lead SOIC package. The output of the EP140 is 400 mV, which allows faster switching time and greater bandwidth. This device can also be used in +3.3 V systems. For proper operation, the input edge rate of the R and FB inputs should be less than 5 ns.
    More information on Phase Lock Loop operation and application can be found in AND8040.
    • 500 ps Typical Propagation Delay
    • Maximum Frequency > 2.1 Ghz Typical
    • Fully Differential Internally
    • Advanced High Band Output Swing of 400 mV
    • Transfer Gain: 1.0 mV/Degree at 1.4 GHz, 1.2 mV/Degree at 1.0 GHz
    • Rise and Fall Time: 100 ps Typical
    • The 100 Series Contains Temperature Compensation
    • PECL Mode Operating Range: V
    • = 3.0 V to 3.6 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -3.6 V
    • Open Input Default State
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC100EP140DR2GONMC100EP140 是一款三態(tài)相位頻率檢測器，用于在鎖定時需要最低相位和頻率差的相鎖定環(huán)路應用。由于該零部件采用全差分門極設計，因此降低了整個電路的噪聲，特別是在高速時。相位/頻率檢測器（PFD）的基本操作是將輸入信號（反饋）與設置的參考信號進行“比較”。參考 (R) 和反饋 (FB) 輸入的頻率和/或相位不同時，差分 UP (U) 和 DOWN (D) 輸出將提供脈沖流，如果減去和集成這些脈沖流則會提供用于控制 VCO 的誤差電壓。該器件采用小型表面貼裝 8 引線 SOIC 封裝。EP140 的輸出為 400 mV，可實現(xiàn)更快的切換時間和更大的帶寬。此器件還可用于 +3.3 V 系統(tǒng)。為了正確操作，R 和 FB 輸入的輸入邊沿速率應小于 5 ns。有關相鎖定環(huán)路操作和應用的更多信息，請參見 AND8040。 立即購買
    MC100EP140DGON 立即購買

    技術資料

    標題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載

    應用案例更多案例

    系列產品索引查看所有產品

    MIC3202MCP1406MTCH6301MD0105
    MC100EPT25MIC4125MMBFJ175LMCP2200
    MOC216MMC10EP131MC74HCT574AMIC2126
    MC74HC377AMIC2194MIC2150MC100EP31
    MCP3906AMC100EP57MCP3901MC74HC589A
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網監(jiān)認證 工商網監(jiān) 營業(yè)執(zhí)照