free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時(shí)，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺(tái)
注冊(cè)新人禮包
我的訂單
聯(lián)系客服
    首頁(yè)產(chǎn)品索引AD5379

    AD5379

    購(gòu)買收藏
    40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC

    制造商：ADI/AD

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    優(yōu)勢(shì)和特點(diǎn)

      40-channel DAC in 13 mm × 13 mm 108-lead CSPBGA

      Guaranteed monotonic to 14 bits

      Buffered voltage outputsOutput voltage span of 3.5 V × VREF(+)Maximum output voltage span of 17.5 V

      System calibration function allowing user-programmable offset and gain

      Pseudo differential outputs relative to REFGND

      Clear function to user-defined REFGND (CLR pin)

      Simultaneous update of DAC outputs ((LDAC pin)

      DAC increment/decrement mode

      Please see data sheet for additional features

    產(chǎn)品詳情

    The AD5379 contains 40 14-bit DACs in one CSPBGA package. The AD5379 provides a bipolar output range determined by the voltages applied to the VREF(+) and VREF(?) inputs. The maximum output voltage span is 17.5 V, corresponding to a bipolar output range of ?8.75 V to +8.75 V, and is achieved with reference voltages of VREF(?) = ?3.5 V and VREF(+) = +5 V.

    The AD5379 offers guaranteed operation over a wide VSS/VDD supply range from ±11.4 V to ±16.5 V. The output amplifier headroom requirement is 2.5 V operating with a load current of 1.5 mA, and 2 V operating with a load current of 0.5 mA.

    The AD5379 contains a double-buffered parallel interface in which 14 data bits are loaded into one of the input registers under the control of the WR, CS, and DAC Channel Address Pins A0 to A7. It also has a 3-wire serial interface that is com-patible with SPI?, QSPI?, MICROWIRE?, and DSP? interface standards and can handle clock speeds of up to 50 MHz.

    The DAC outputs are updated upon reception of new data into the DAC registers. All the outputs can be simultaneously updated by taking the LDAC input low. Each channel has a programmable gain and an offset adjust register.

    Each DAC output is gained and buffered on-chip with respect to an external REFGND input. The DAC outputs can also be switched to REFGND via the CLR pin.

    Applications

      Level setting in automatic test equipment (ATE)

      Variable optical attenuators (VOA)

      Optical switches

      Industrial control systems

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    AT9919ADL5304ADP1051AD5100
    AD8044AD5062AD8194AD8601
    ADP2442AD7809AD9547ADP1613
    AD5721RADP2114ADM694ADRF6601
    ADN2805AD8211ADP3634AR0138AT
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照