free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質服務，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務費，感謝您的關注與支持！
電子產(chǎn)業(yè)一站式服務平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引NBSG53A

    NBSG53A

    購買收藏
    ?2.5 V / 3.3 V Selectable Differential Clock / Data D Flip-Flop / Clock Divider with Reset and OLS

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NBSG53A is a multi-function differential D flip-flop (DFF) or fixed divide by 2 (DIV/2) clock generator. This is part of the GigaComm family of high performance Silicon Germanium products. A strappable control pin is provided to select between the two functions. The device is housed in a low profile 4x4 mm 16-pin Flip-Chip BGA (FCBGA) package.
    The NBSG53A is a device with data, clock, OLS, reset, and select inputs. Differential inputs incorporate internal 50-ohm termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CMOS, CML, or LVDS. The OLS input is used to program the peak-to-peak output amplitude between 0 and 800 mV in five discrete steps. The RESET and SELECT inputs are single-ended and can be driven with either LVECL or LVCMOS input levels.
    Data is transferred to the outputs on the positive edge of the clock. The differential clock inputs of the NBSG53A allow the device to also be used as a negative edge triggered device.
    • Maximum Input Clock Frequency (DFF) > 8 GHz Typical
    • Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical
    • 210 ps Typical Propagation Delay (OLS = FLOAT)
    • 45 ps Typical Rise and Fall Times (OLS = FLOAT)
    • Selectable Output Level (0 V, 200 mV, 400 mV, 600 mV, or 800 mV Peak-to-Peak Output)
    • 50 Ω Internal Input Termination Resistors on all Differential Input
    • DIV/2 Mode (Active with Select Low)
    • D Flip Flop Mode (Active with Select High)
    • Selectable Swing PECL Output with Operating Range: V
    • = 2.375 V to 3.465 V with V
    • = 0 V
    • Selectable Swing NECL Output with NECL Inputs with Operating Range: V
    • = 0 V with V
    • = -2.375 V to -3.465 V

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    NBSG53AMNHTBGONIC FF D-TYPE SNGL 2BIT 16QFN 立即購買
    NBSG53AMNR2GONIC FF D-TYPE SNGL 2BIT 16QFN 立即購買
    NBSG53AMNGONIC FF D-TYPE SNGL 2BIT 16QFN 立即購買

    技術資料

    標題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載
    Interfacing with ECLinPSPDF72 點擊下載
    Termination of ECL Logic DevicesPDF176 點擊下載
    Thermal Analysis and Reliability of WIRE BONDED ECLPDF119 點擊下載

    應用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCV8460ANCP1081NCP1256NB7V72M
    NCV303NCP1083NCV7684NB3H5150
    NB3V1106CNCP160NVMFD5C674NLNIS5132
    NL17SZ74NCS199A3NSI45035JNCV5700
    NCP51705NC7SZ374NCP4354NCP1053
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照