free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質服務,即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務費,感謝您的關注與支持!
    首頁產品索引NB6L295M

    NB6L295M

    購買收藏
    ?Dual Channel Programmable Delay Line with CML Output

    制造商:ON

    中文數據手冊

    產品信息

    The NB6L295M is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data deskewing and timing adjustment. The NB6L295M is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay. In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel. The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the IN0/IN0 inputs, flows through PD0, cascades to the PD1 and outputs through Q1/Q1. There is a fixed minimum delay of 6.0 ns for the Extended Delay Mode. The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interface, described in the application section. The digitally selectable delay has an increment resolution of typically 11 ps with a net programmable delay range of either 0 ns to 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode. The Multi-Level Inputs can be driven directly by differential LVPECL, LVDS or CML logic levels; or by single ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295M 16 mA CML output contains temperature compensation circuitry. This device is offered in a 4 mm x 4 mm 24-pin QFN Pb-free package. The NB6L295M is a member of the ECLinPS MAX family of high performance products.
    • Linearity +/- 20ps Maximum
    • Maximum Input Clock Frequency >1.5 GHz Typical
    • Programmable Range: 0 ns to 6 ns Dual Mode; Programmable Range: 0 ns to 11 ns Entended Mode;
    • Delay Range: 3.2 ns to 9.0 ns Dual Mode; Delay Range: 6.2 ns to 17.8 ns Extended Mode
    • 11 ps Delay Increments
    • INx/INxb Inputs Accept LVPECL, LVDS Levels
    • 3-Wire Serial Data Interface (SDI)

    在線購買

    型號制造商描述購買
    NB6L295MMNTXGON 立即購買
    NB6L295MMNGON 立即購買

    技術資料

    標題類型大?。↘B)下載
    Termination and Interface of ON Semiconductor ECL Logic Devices with CML (Current Mode Logic) Output StructurePDF144 點擊下載
    2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML OutputsPDF193 點擊下載
    IBIS Model for NB6L295MMNUNKNOW53 點擊下載
    QFN24, 4x4, 0.5PPDF58 點擊下載
    NB6L295MNG / NB6L295MMNG Evaluation Board User"s ManualPDF564 點擊下載

    應用案例更多案例

    系列產品索引查看所有產品

    NB4L339NBXDBA017NBSG86ANUF8610
    NCS2325NB3N1900KNC7SPU04NZT605
    NCP1337NVT211NC7SP38NUF8410
    NCL30088NSVP249SDSF3NCP81080NB2305A
    NCS20034NCV8408BNCP81258NB7V32M
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網監(jiān)認證 工商網監(jiān) 營業(yè)執(zhí)照