free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引NB3H63143G

    NB3H63143G

    購買收藏
    ?3.3 V / 2.5 V One Time Programmable OmniClock Generator with Single-Ended (LVCMOS/LVTTL) and Differential (LVPECL/LVDS/HCSL/CML) Outputs with Individual Output Enable and Individual VDDO

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB3H63143G, which is a member of the OmniClock family, is a one?time programmable (OTP), low power PLL?based clock generator that supports any output frequency from 8 kHz to 200 MHz. The device accepts fundamental mode parallel resonant crystal or a single ended (LVCMOS/LVTTL) reference clockas input. It generates either three single ended (LVCMOS/LVTTL)outputs, or one single ended output and one differential(LVPECL/LVDS/HCSL/CML) output. The output signals can bemodulated using the spread spectrum feature of the PLL(programmable spread spectrum type, deviation and rate) forapplications demanding low electro?magnetic interference (EMI).Individual output enable pins OE[2:0] are available to enable/disablethe outputs. Individual output voltage pins VDDO[2:0] are availableto independently set the output voltage of each output. Up to fourdifferent configurations can be written into the device memory. Twoselection pins (SEL[1:0]) allow the user to select the configuration touse. Using the PLL bypass mode, it is possible to get a copy of theinput clock on any or all of the outputs. The device can be powereddown using the Power Down pin (PD#). It is possible to program theinternal input crystal load capacitance and the output drive currentprovided by the device. The device also has automatic gain control(crystal power limiting) circuitry which avoids the device overdrivingthe external crystal.
    • Member of the OmniClock Family of Programmable Clock Generators
    • Operating Power Supply: 3.3 V ±10%, 2.5 V ±10%
    • I/O Standards - Inputs: LVCMOS/LVTTL, Fundamental Mode Crystal - Outputs: 1.8 V to 3.3 V LVCMOS/LVTTL - Outputs: LVPECL, LVDS, HCSL and CML
    • 3 Programmable Single Ended (LVCMOS/LVTTL) Outputs from 8 kHz to 200 MHz
    • 1 Programmable Differential Clock Output up to 200 MHz
    • Input Frequency Range - Crystal: 3 MHz to 50 MHz - Reference Clock: 3 MHz to 200 MHz
    • Configurable Spread Spectrum Frequency Modulation Parameters (Type, Deviation, Rate)
    • Individual Output Enable Pins
    • Independent Output Voltage Pins
    • Programmable Internal Crystal Load Capacitors
    • Programmable Output Drive Current for Single Ended Outputs
    • Power Saving Mode through Power Down Pin
    • Programmable PLL Bypass Mode
    • Programmable Output phase Inversion

    在線購買

    型號制造商描述購買
    NB3H63143G00MNR2GON 立即購買

    技術(shù)資料

    標(biāo)題類型大小(KB)下載
    QFN16 3x3, 0.5PPDF31 點擊下載
    NB3H63143G IBIS ModelUNKNOW180 點擊下載
    OmniClock – 一次性可編程時鐘產(chǎn)生器UNKNOW136 點擊下載
    可編程的OmniClock產(chǎn)生器用于圖像傳感器 UNKNOW135 點擊下載
    NB3x6x1xxG16QFN OmniClock Evaluation Kit ManualPDF1340 點擊下載
    NB3X6X1XXG16QFNEVK Bill of Materials ROHS CompliantPDF92 點擊下載
    NB3X6X1XXG16QFNEVK SchematicPDF1380 點擊下載
    One Time Programmable Clock Generator Evaluation Kit for 16 lead QFN Package - NB3X6X1XXG16QFNEVKUNKNOW136 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCP1337NCL30083NLSV1T244NB3V1106C
    NC7SZ157NB3N65027NCP81382NVMFS5A140PLZ
    NCS20071NCP1081NCN6001NCV2903
    NB3H83905CNCP1851NCL30080NUF4220
    NVMFD5C466NLNCV7751NCS199A2NCP3901
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照