free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引NB100LVEP91

    NB100LVEP91

    購買收藏
    ?Translator, AnyLevel? Positive Input to NECL Output Voltage

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB100LVEP91 is a triple input to NECL output translator.The device accepts LVPECL, LVTTL, HSTL, CML or LVDS signals, and translates them to differential -2.5 V / -3.3 V NECL output signals.
    To accomplish the level translation, the LVEP91 requires three power rails.The V
    supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply.The GNDI pins are connected to the system ground plane.Both V
    and V
    should be bypassed to ground via 0.01 uF capacitors.
    Under open input conditions, the Dbar input will be biased at V
    /2 and the D input will be pulled to GND.This condition will force the Q output to a low, ensuring stability.
    The V
    pin, an internally generated voltage supply, is available to this device only.For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage.V
    may also rebias AC coupled inputs.When used, decouple V
    and V
    via a 0.01 uF capacitor and limit current sourcing or sinking to 0.5 mA.When not used, V
    should be left open.
    • Typical Maximum Frequency >2 GHz
    • 430 ps Typical Propagation Delay
    • Operating Range:V
    • = 2.375 V to 3.8 V; V
    • = -2.375 V to -3.8 V; GNDI = 0 V
    • Q Output will default LOW with Inputs Open or at GND
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    NB100LVEP91DWR2GON 立即購買
    NB100LVEP91MNR2GONIC XLATOR TRPL PECL-NECL 24QFN 立即購買
    NB100LVEP91DWGON 立即購買
    NB100LVEP91MNGONIC XLATOR TRPL PECL-NECL 24QFN 立即購買

    技術(shù)資料

    標(biāo)題類型大小（KB）下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載
    Interfacing with ECLinPSPDF72 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCV7683NCV7754NCP1249NUF4001MU
    NVMFD5C466NNC7S32NCS2220NB4N441
    NCV7608NC7S04NCP1246NCP1351
    NCP1294NC7SP19NOM02A4-AR03GNC7SZ74
    NLSV4T3144NTMFS5C604NNCV7321NCV8154
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照