free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質服務,即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務費,感謝您的關注與支持!
    首頁產品索引MC74VHC74

    MC74VHC74

    購買收藏
    ?Dual D Flip-Flop with Set and Reset

    制造商:ON

    中文數(shù)據(jù)手冊

    產品信息

    The MC74VHC74 is an advanced high speed CMOS D-type flip-flop fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.
    The signal level applied to the D input is transferred to Q output during the positive going transition of the Clock pulse.
    Reset (RD) and Set (SD) are independent of the Clock (CP) and are accomplished by setting the appropriate input Low.
    The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.
    • High Speed: f
    • = 170MHz (Typ) at V
    • = 5V
    • Low Power Dissipation: I
    • = 2μA (Max) at T
    • = 25 C
    • High Noise Immunity: V
    • = V
    • = 28% V
    • Power Down Protection Provided on Inputs
    • Balanced Propagation Delays
    • Designed for 2V to 5.5V Operating Range
    • Low Noise: V
    • = 0.8V (Max)
    • Pin and Function Compatible with Other Standard Logic Families
    • Latchup Performance Exceeds 300mA
    • ESD Performance: HBM > 2000V; Machine Model > 200V
    • Chip Complexity: 128 FETs or 32 Equivalent Gates
    • Pb-Free Packages are Available

    在線購買

    型號制造商描述購買
    MC74VHC74DTGON 立即購買
    MC74VHC74DTR2GONMC74VHC74 是一款先進的高速 CMOS D 型觸發(fā)器,采用硅門極 CMOS 工藝制造。它實現(xiàn)了與同等雙極肖特基 TTL 相似的高運行速度,同時保持了 CMOS 低功耗。應用到 D 輸入的信號電平在時鐘脈沖正向轉換期間傳輸?shù)?Q 輸出。重置 (RD) 和設置 (SD) 獨立于時鐘 (CP),通過設置相應的輸入低電平而實現(xiàn)。該內部電路由三級組成,包括一個提供高抗擾性和穩(wěn)定輸出的緩沖輸出。輸入耐壓達 7V,支持 5V 系統(tǒng)到 3V 系統(tǒng)的接口。 立即購買
    MC74VHC74DR2GONMC74VHC74 是一款先進的高速 CMOS D 型觸發(fā)器,采用硅門極 CMOS 工藝制造。它實現(xiàn)了與同等雙極肖特基 TTL 相似的高運行速度,同時保持了 CMOS 低功耗。應用到 D 輸入的信號電平在時鐘脈沖正向轉換期間傳輸?shù)?Q 輸出。重置 (RD) 和設置 (SD) 獨立于時鐘 (CP),通過設置相應的輸入低電平而實現(xiàn)。該內部電路由三級組成,包括一個提供高抗擾性和穩(wěn)定輸出的緩沖輸出。輸入耐壓達 7V,支持 5V 系統(tǒng)到 3V 系統(tǒng)的接口。 立即購買
    NLV74VHC74DTR2G-- 立即購買

    技術資料

    標題類型大?。↘B)下載
    Dual D-Type Flip-Flop with Set and ResetPDF138 點擊下載
    TSSOP-14 WBPDF38 點擊下載
    SOIC-14 NBPDF33 點擊下載

    應用案例更多案例

    系列產品索引查看所有產品

    MSC1210Y5MCP14A0451MD0105MPSA29
    MIC2124MCP6547MJD112MCP37221-200
    MJD45H11MCP810MC74AC540MJL21194
    M27000I115MSP430F415MC14043BMCP6V11
    MM5450MJD243MMBFJ176MC74HC1GU04
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網監(jiān)認證 工商網監(jiān) 營業(yè)執(zhí)照