free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時(shí)，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺(tái)
注冊(cè)新人禮包
我的訂單
聯(lián)系客服
    首頁(yè)產(chǎn)品索引MC100EPT21

    MC100EPT21

    購(gòu)買收藏
    ?Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

    制造商：ON

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL/LVDS/CML input levels and LVTTL/LVCMOS output levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal.
    The V
    output allows the EPT21 to be cap coupled in either single-ended or differential input mode. When single-ended cap coupled, V
    output tied to the D0 input for a non-inverting buffer or the D0 input for an inverting buffer. When cap coupled differentially, V
    output is connected through a resistor to each input pin. If used, the V
    pin should be bypassed to V
    via a 0.01 F capacitor. For additional information see AND8020. For a single-ended direct connection use an external voltage reference source such as a resistor divider. Do not use V
    for a single-ended direct connection.
    • 1.4ns Typical Propagation Delay
    • Maximum Frequency > 275 MHz Typical
    • 24mA TTL outputs
    • LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs
    • The 100 Series Contains Temperature Compensation
    • V
    • Output
    • New Differential Input Common Mode Range

    電路圖、引腳圖和封裝圖

    在線購(gòu)買

    型號(hào)制造商描述購(gòu)買
    MC100EPT21MNR4GON 立即購(gòu)買
    MC100EPT21DTR2GON 立即購(gòu)買
    MC100EPT21DR2GON 立即購(gòu)買
    MC100EPT21DGON 立即購(gòu)買
    MC100EPT21DTGON 立即購(gòu)買

    技術(shù)資料

    標(biāo)題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Interfacing Between LVDS and ECLPDF121 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MAT12MOC8050MMC34063MIC2199
    MIC2782MCP9802MIC5020MC10E195
    MC74HC174AMCP14A0153/4/5MCP2004MCP23S18
    MC10EL07MC74VHC1G02MCP3906AMCP2025
    MC14515BMM74HC574MCP3553MCP6V01
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照