free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引CDCE62005

    CDCE62005

    購買收藏
    具有集成雙路 VCO 的 5/10 路輸出時鐘發(fā)生器/抖動消除器

    制造商:TI

    產(chǎn)品信息

    描述 The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62005 achieves jitter performance well under 1 ps RMS (10 kHz to 20 MHz integration bandwidth).The CDCE62005 incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHz) and skew relationship via a programmable delay block (note that frequency range depends on operational mode and output format selected). If all outputs are configured in single-ended mode (for example, LVCMOS), the CDCE62005 supports up to ten outputs. Each output can select one of four clock sources to condition and distribute including any of the three clock inputs or the output of the frequency synthesizer. The input block includes two universal differential inputs which support frequencies in the range of 40 kHz to 500 MHz and an auxiliary input that can be configured to connect to an external crystal via an on chip oscillator block.The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.特性Superior Performance: Low Noise Clock Generator: 550 fs rms typical (10 kHz to 20 MHz Integration Bandwidth), FC = 100 MHz Low Noise Jitter Cleaner: 2.6 ps rms typical (10 kHz to 20 MHz Integration Bandwidth), FC = 100 MHz Flexible Frequency Planning: 5 Fully Configurable Outputs: LVPECL, LVDS, LVCMOS and Special High Swing Output Modes Unique Dual-VCO Architecture Supports a Wide Tuning Range: 1.750 GHz to 2.356 GHz Output Frequency Ranges from 4.25 MHz to 1.175 GHz in Synthesizer Mode Output Frequency up to 1.5 GHz in Fan-Out Mode Independent Coarse Skew Control on all Outputs High Flexibility: Integrated EEPROM Determines Device Configuration at Power-up Smart Input Multiplexer Automatically Switches Between One of Three Reference Inputs 7-mm × 7-mm 48-Pin VQFN Package (RGZ) ?40°C to +85°C Temperature Range

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    CDCE62005RGZTTICDCE62005 具有集成雙通道 VCO 的 5/10 路輸出時鐘發(fā)生器/抖動消除器 立即購買
    CDCE62005RGZRTICDCE62005 具有集成雙通道 VCO 的 5/10 路輸出時鐘發(fā)生器/抖動消除器 立即購買

    技術(shù)資料

    標題類型大小(KB)下載
    CDCE62005 鎖相環(huán)電路設(shè)計與應(yīng)用PDF545 點擊下載
    Clocking Design Guidelines: Unused PinsPDF158 點擊下載
    Effects of Clock Spur on High Speed DAC PerformancePDF828 點擊下載
    Effects of Clock Noise on High Speed DAC Performance PDF674 點擊下載
    Phase Noise Performance and Loop Bandwidth Optimization of CDCE62005PDF556 點擊下載
    CDCE62005 Application ReportPDF296 點擊下載
    LAN & WAN clock generation and muxing using the CDCE62005PDF2048 點擊下載
    CDCE62005 Application ReportPDF2048 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    CAT3649CAT24C256CAT24M01CAT3626
    C1608C0G1H150JCAT24C64BCM1236CM1250
    C1210V563KDRACTUcd4051CM1214ACM1242-07
    CAT24C256WI-GT3CAT24C04cd4543C1206C103K5RACTU
    CL330CAT5124CAT5273CAT9555
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照