free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時(shí),該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引ADS1256

    ADS1256

    購買收藏
    具有多路復(fù)用器的 24 位 30kSPS 極低噪聲 Δ-Σ ADC

    制造商:TI

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    描述The ADS1255 and ADS1256 are extremely low-noise, 24-bit analog-to-digital (A/D) converters. They provide complete high-resolution measurement solutions for the most demanding applications. The converter is comprised of a 4th-order, delta-sigma (ΔΣ) modulator followed by a programmable digital filter. A flexible input multiplexer handles differential or single-ended signals and includes circuitry to verify the integrity of the external sensor connected to the inputs. The selectable input buffer greatly increases the input impedance and the low-noise programmable gain amplifier (PGA) provides gains from 1 to 64 in binary steps. The programmable filter allows the user to optimize between resolution of up to 23 bits noise-free and data rate of up to 30k samples per second (SPS). The converters offer fast channel cycling for measuring multiplexed inputs and can also perform one-shot conversions that settle in just a single cycle.Communication is handled over an SPI-compatible serial interface that can operate with a 2-wire connection. Onboard calibration supports both self and system correction of offset and gain errors for all the PGA settings. Bidirectional digital I/Os and a programmable clock output driver are provided for general use. The ADS1255 is packaged in an SSOP-20, and the ADS1256 in an SSOP-28.特性24 Bits, No Missing Codes All Data Rates and PGA Settings Up to 23 Bits Noise-Free Resolution ±0.0010% Nonlinearity (max) Data Output Rates to 30kSPS Fast Channel Cycling 18.6 Bits Noise-Free (21.3 Effective Bits) at 1.45kHz One-Shot Conversions with Single-Cycle Settling Flexible Input Multiplexer with Sensor Detect Four Differential Inputs (ADS1256 only) Eight Single-Ended Inputs (ADS1256 only) Chopper-Stabilized Input Buffer Low-Noise PGA: 27nV Input-Referred Noise Self and System Calibration for All PGA Settings 5V Tolerant SPI?-Compatible Serial Interface Analog Supply: 5V Digital Supply: 1.8V to 3.6V Power Dissipation As Low as 38mW in Normal Mode 0.4mW in Standby Mode

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    ΔΣ ADC工作原理PDF346 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    ADUC841AD9234AD822ADXL312
    AD5142AAD2402WAD5520ADM1192
    AD8065ADP5350ADuM150NADM6318
    ATMEGA48PA-MUADSP-BF607ADP121AD7535
    ADM6306ADT7317ADAU1462AD7819
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照