free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引AD9778

    AD9778

    購買收藏
    Dual 14-Bit, 1 GSPS, Digital-to-Analog Converter

    制造商:ADI/AD

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    優(yōu)勢和特點

      Low power: 1.0 W @ 1 GSPS, 600 mW @ 500 MSPS, full operating conditions

      SFDR = 78 dBc to fOUT = 100 MHz

      Single carrier WCDMA ACLR = 79 dBc @ 80 MHz IF

      Analog output: adjustable 8.7 mA to 31.7 mA, RL = 25 Ω to 50 Ω

      Novel 2×, 4×, and 8× interpolator/coarse complex modulator allows carrier placement anywhere in DAC bandwidth

      Auxiliary DACs allow control of external VGA and offset control

      Multiple chip synchronization interface

      High performance, low noise PLL clock multiplier

      Digital inverse sinc filter

      100-lead, exposed paddle TQFP package

    產(chǎn)品詳情

    The AD9776/AD9778/AD9779 are dual, 12-/14-/16-bit, high dynamic range, digital-to-analog converters (DACs) that provide a sample rate of 1 GSPS, permitting multicarrier generation up to the Nyquist frequency. They include features optimized for direct conversion transmit applications, including complex digital modulation, and gain and offset compensation. The DAC outputs are optimized to interface seamlessly with analog quad-rature modulators such as the AD8349. A serial peripheral interface (SPI?) provides for programming/readback of many internal parameters. Full-scale output current can be programmed over a range of 10 mA to 30 mA. The devices are manufactured on an advanced 0.18 μm CMOS process and operate on 1.8 V and 3.3 V supplies for a total power consumption of 1.0 W. They are enclosed in 100-lead TQFP packages.

    Product Highlights

      Ultralow noise and intermodulation distortion (IMD) enable high quality synthesis of wideband signals from baseband to high intermediate frequencies.

      A proprietary DAC output switching technique enhances dynamic performance.

      The current outputs are easily configured for various single-ended or differential circuit topologies.

      CMOS data input interface with adjustable set up and hold.

      Novel 2×, 4×, and 8× interpolator/coarse complex modulator allows carrier placement anywhere in DAC bandwidth.

    Applications

      Wireless infrastructure WCDMA, CDMA2000, TD-SCDMA, WiMax, GSM

      Digital high or low IF synthesis

      Internal digital upconversion capability

      Transmit diversity

      Wideband communications: LMDS/MMDS, point-to-point

    Data Sheet, Rev. A, 3/07

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    AN-748: Set-Up and Hold Measurements in High Speed CMOS Input DACs (Rev. 0)PDF812 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    AD2402WAD669AD8022AD7244
    AD9629ADF4157ADXL344ADG601
    ADG702LBRTZ-REEL7ADR291ADAR7251ADV3002
    ADAV803ADF7030-1ADP1877ADP1822
    AD7415AD5645RADUM1201AO7404
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照